In this paper, methods to analyze the flow during semiconductor chip encapsulation have been developed. A numerical method is used for the flow analysis in the chip cavity. In this study, for accurate analysis of flow in the chip cavity, models for the cross flow through the leadframe openings have been developed. The models have been verified by comparing with two experiments. In the first experiment, clear polymer and transparent mold have been used for the visualization of flow in a cavity with a leadframe. In the next experiment, actual epoxy molding compound together with an industrial encapsulation process have been used to observe the melt-front advancement shapes. The calculated and experimental results show good agreement. [S1043-7398(00)00902-6]
Skip Nav Destination
Article navigation
June 2000
Technical Papers
Flow Analysis in a Chip Cavity During Semiconductor Encapsulation
S. Han,
S. Han
Sibley School of Mechanical and Aerospace Engineering, Cornell University, B60 Rhodes Hall, Ithaca, New York 14853
Search for other works by this author on:
K. K. Wang
K. K. Wang
Sibley School of Mechanical and Aerospace Engineering, Cornell University, B60 Rhodes Hall, Ithaca, New York 14853
Search for other works by this author on:
S. Han
Sibley School of Mechanical and Aerospace Engineering, Cornell University, B60 Rhodes Hall, Ithaca, New York 14853
K. K. Wang
Sibley School of Mechanical and Aerospace Engineering, Cornell University, B60 Rhodes Hall, Ithaca, New York 14853
Contributed by the Electrical and Electronic Packaging Division for publication in the JOURNAL OF ELECTRONIC PACKAGING. Manuscript received by the EEPD November 5, 1997; revised manuscript received January 11, 1999. Associate Technical Editor: Y. Joshi.
J. Electron. Packag. Jun 2000, 122(2): 160-167 (8 pages)
Published Online: January 11, 1999
Article history
Received:
November 5, 1997
Revised:
January 11, 1999
Citation
Han , S., and Wang, K. K. (January 11, 1999). "Flow Analysis in a Chip Cavity During Semiconductor Encapsulation ." ASME. J. Electron. Packag. June 2000; 122(2): 160–167. https://doi.org/10.1115/1.483149
Download citation file:
Get Email Alerts
Anand Model Constants of Sn–Ag–Cu Solders: What Do They Actually Mean?
J. Electron. Packag (June 2025)
Sequential Versus Concurrent Effects in Combined Stress Solder Joint Reliability
J. Electron. Packag (June 2025)
Related Articles
Three-Dimensional Modeling of Mold Filling in Microchip Encapsulation Process With a Matrix-Array Arrangement
J. Electron. Packag (March,2010)
Wire-Sweep Study Using an Industrial Semiconductor-Chip-Encapsulation Operation
J. Electron. Packag (December,1997)
Integrated Flow Analysis During Filling and Post-Filling Stage of Semiconductor Encapsulation
J. Electron. Packag (March,2000)
Using Computer Simulation to Validate and Optimize the Design of an Innovative Electronic Packaging Concept
J. Electron. Packag (December,2001)
Related Proceedings Papers
Mold Adhesion Force Measurement
InterPACK2007
Related Chapters
Pressure Molding Factors of Mineral Licking Brick
International Conference on Information Technology and Management Engineering (ITME 2011)
Structure, Properties, and Applications of Plastics
Introduction to Plastics Engineering
Optimum Thin Walled Injection Molding Parameters Design, Based on Taguchi Technique for Mobile
International Conference on Computer and Computer Intelligence (ICCCI 2011)