The demands for electronic packages with lower profile, lighter weight, and higher input/output (I/O) density have led to rapid expansion in flip chip, chip scale package (CSP) and wafer level packaging (WLP) technologies. The urgent demand high I/O density and good reliability characteristics have led to the evolution of ultra high-density non-solder interconnection, such as wire interconnect technology (WIT). New technology, which uses copper posts to replace the solder bumps as interconnections, has improved reliability. Moreover, this type of wafer level package produces higher I/O density, as well as ultra fine pitch. This research focuses on the reliability analysis, material selection and structural design of WIT packaging. This research employs finite element method (FEM) to analyze the physical behavior of packaging structures under thermal cycling conditions to compare the reliability characteristics of conventional wafer level and WIT packages. Parametric studies of specific parameters will be performed, and the plastic and temperature-dependent material properties will be applied to all models.

1.
Elenius, P., 1998, “The UltraCSP Wafer Scale Package,” IEEE/CPMT Electronics Packaging Technology Conference, Proceedings of 2nd, pp. 83–88, Dec. 8–10, Singapore.
2.
Wang, J., Qian, Z., Zou, D., and Liu, S., 1998, “Creep Behavior of a Flip-Chip Package by Both FEM Modeling and Real Time Moire´ Interferometry,” Proceeding of Electronic Components and Technology Conference, 48th, Seattle, WA, USA, pp. 1438–1445, May 25–28.
3.
Daveaux, R., and Benerji, K., 1991, “Fatigue Analysis of Flip Chip Assemblies Using Thermal Stress Simulations and a Coffin-Manson Relation,” 10569-5503/91/0000-0797 IEEE, pp. 797–805.
4.
Goodman, T., and Elenius, P., 1997, “Flex-On-Cap Solder Paste Bumping,” Electronic Components and Technology Conference ’97, pp. 248–253.
5.
Collins, J. A., 1984, “Failure of Materials in Mechanical Design—Analysis, Prediction, Prevention,” pp. 384–387.
6.
Love et al. 1998, “Wire Interconnect Structure for Connecting an Integrated Circuit to a Substrate,” US patent No. 5,773,889, Jun. 30.
7.
Coffin
,
L. F.
, Jr.
,
1954
, “
A Study of the Effects of Cyclic Thermal Stresses on a Ductile Metal
,”
Trans. ASME
,
76
, pp.
931
950
.
8.
Cheng
,
H. C.
,
Chiang
,
K. N.
,
Chen
,
C. K.
, and
Lin
,
J. C.
,
2001
, “
A Study of Factors Affecting Solder Joint Fatigue Life of Thermally Enhanced Ball Grid Array Assemblies
,”
Journal of the Chinese Institute of Engineers
,
24
, No.
4
, pp.
439
451
.
9.
Manson
,
S. S.
,
1965
, “
Fatigue: A Complex Subject-Some Simple Approximations
,”
Experimental Mechanics
,
5
, No.
7
, pp.
193
226
.
10.
Chiang
,
K. N.
, and
Cheng
,
H. C.
,
2000
, “
On Enhancing Eutectic Solder Joint Using A 2nd-Reflow-Process Approach
,”
IEEE Transaction on Advanced Packaging
,
23
(
1
), pp.
9
14
, Feb..
11.
Sauber
,
J.
, and
Seyyedi
,
J.
,
1992
, “
Predicting Thermal Fatigue Lifetimes for SMT Solder Joints
,”
ASME Journal of Electronic Packaging
,
114
, pp.
472
476
.
12.
Yeh
,
C. P.
,
Zhou
,
Wen X.
, and
Wyatt
,
K.
,
1996
, “
Parametric Finite Element Analysis of Flip Chip Reliability
,”
The International journal of Microcircuits and Electronic Packaging
,
19
(
2
), pp.
120
127
, Second Quarter.
13.
Qian, Z., and Liu, S., 1998, “On the Life Prediction and Accelerated Testing of Solder Joints,” EEP-Vol. 24, Thermo-Mechanical Characterization of Evolving Packaging Materials and Structures, ASME, International Mechanical Engineering Congress and Exposition, Anaheim, CA, pp. 1–11, Nov. 15–20.
14.
Cheng
,
H. C.
,
Chiang
,
K. N.
, and
Lee
,
M. H.
,
1998
, “
An Alternative Local/Global Finite Element Approach for Ball Grid Array Typed Packages
,”
ASME Journal of Electronic Packaging
,
120
, pp.
129
134
.
15.
Subbarayan
,
G.
,
Ferri
,
M. G.
, and
DeFpster
,
S. M.
,
1996
, “
Reliability of Metallized Ceramic Packages
,”
IEEE Transactions on Components, Packaging and Manufacturing Technology-Part B
,
19
, No.
3
, pp.
685
691
.
You do not currently have access to this content.